RegisterLogin  
Update Profile
   
You are here: Forum  
Minimize 
SVUG Community Forum
Subject: Original Post: geoffhall
Prev Next
You are not authorized to post a reply.

Author Messages
forumUser is Offline

Posts:0

04/27/2007 5:30 PM  
What is required to get the ball rolling? Does someone have to donate a set of base classes to the IEEE or Accellera for consideration? Or does the IEEE have to create a committe first to look into this? Does a committe already exist?
forumUser is Offline

Posts:0

04/27/2007 5:30 PM  

Hi, Geoff -

Classes, including base classes are already part of the IEEE1800 Standard. I assume you are looking to donate a class library? Could you give more details regarding the nature and scope of the class library you are looking to donate and why users should want to use this library?

We have yet to accept any donated class libraries for standardization. Brings up the whole question of whether AVM and VMM class libraries could be donated for standardization. Interesting question.

Regards - Cliff Cummings
Verilog & SystemVerilog Guru
www.sunburst-design.com

forumUser is Offline

Posts:0

04/27/2007 5:31 PM  

I doubt standardizing on a class library would be particularly useful. After all SV itself is a standard that is not fully supported by any vendor so the chance of a class library being fully supported (never mind the length of time it would take to agree upon what that standard would encompass) is slim.

I believe the AVM takes the correct approach in releasing all of the source code under an open-source license. Users are then free (to the extent that the Apache license terms used permits) to do what they want with the code. An open-source approach is much more likely to lead to rapid adoption and de-facto standardization than the creating of yet another committee. If such a committee was formed, I'd imagine they insist on all the code being formatted in CamelCase ;)

Paul.

ThomasUser is Offline

Posts:1

10/28/2008 11:36 AM  
Just joined SVUG. Not sure anyone is still paying attention to this thread.

An Accellera committee was formed for this very purpose. You can join it through the Accellera website. It's the VIP TSC (Verification IP Technical SubCommittee).

http://www.accellera.org/apps/org/workgroup/vip/

-Tom
You are not authorized to post a reply.



ActiveForums 3.7
  

 Copyright 2008 by SystemVerilog User Group Contact Us    Privacy Statement