RegisterLogin  
Update Profile
   
You are here: Forum  
Minimize 
SVUG Community Forum
Subject: SVA
Prev Next
You are not authorized to post a reply.

Author Messages
VlsiUser is Offline

Posts:1

07/28/2007 5:28 AM  

hi

am a vcs user.i came across SVAPP..that is i would run simulation of my design and save it.and thn i would write SVA and then without rerunning it i want to c assertion pass or fail..can i do this using vcs.if yes then how i dont hv any idea as to how to do this.

You are not authorized to post a reply.



ActiveForums 3.7
  

 Copyright 2008 by SystemVerilog User Group Contact Us    Privacy Statement