RegisterLogin  
Update Profile
   
You are here: Forum  
Minimize 
SVUG Community Forum
Subject: use cover directive
Prev Next
You are not authorized to post a reply.

Author Messages
MihaelaUser is Offline

Posts:3

02/03/2010 5:09 AM  

Please would kindly help with the following question: I cannot use the covergroups with ModelSim DE, so I need to find a way to get some coverage implemented with the cover directives for the following code. Could you please give me a hint on how to do that.

 

 ..............

property verify_load;

@(posedge clk) disable iff(!rst_n) !ld_n |=> dout == $past(din); endproperty

 

assert property(verify_load) load_cvg_c1.sample(); else $error("The counter load functionality failed") ........................

 ...........................

sequence verify_load_s;

@(posedge clk) !ld_n ##1 dout == $past(din); endsequence cover property(verify_load_s) load_cvg_c1.sample();

 

covergroup load_cvg;

 

   coverpoint dout{

     option.auto_bin_max=256;

 

   }

 

endgroup

 

load_cvg load_cvg_c1 = new;


Thanks,

Mihaela

You are not authorized to post a reply.



ActiveForums 3.7
  

 Copyright 2008 by SystemVerilog User Group Contact Us    Privacy Statement