Hi there,

I am a new user in System Verilog and wish to gain some help here.

Can i know which CAD tool can be used to synthesis System Verilog design?

Do anyone have the tutorial to do that?

thank you.