RegisterLogin  
Update Profile
   
You are here: Forum  
Minimize 
SVUG Community Forum
Subject: unions in port declaration
Prev Next
You are not authorized to post a reply.

Author Messages
ThiagarajanUser is Offline

Posts:5

11/19/2009 9:37 AM  
Hi,
   Can packed unions be used in port list? For example

typedef union packed {
shortint a;
logic ⎛:0] b;
} type_union;

module test (
input clk,
input type_union data_ip,
output type_union data_op);

always @ (clk)
begin
  data_op.b <= data_ip.b;
end
endmodule

My module is somthing like this. This module is instantiated in another module like

test U1
(...
data_ip (data_top_ip),
data_op(data_top_op)
);

data_top_ip and data_top_op is also of the same union type.

The sythesis tool gives warning that data_top_ip is not being used, removing instance U1.

I dont understand whats happening. Please help me.
You are not authorized to post a reply.
Forums > General Discussion > Main Discussion Area > unions in port declaration



ActiveForums 3.7
  

 Copyright 2008 by SystemVerilog User Group Contact Us    Privacy Statement