Register
Login
Update Profile
Home
About Us
Forum
Tips & Tricks
You are here:
Forum
SVUG Community Forum
Unanswered
Active Topics
Forums
Search
Forums
>
General Discussion
>
Main Discussion Area
Subject: Generating Interfaces
Prev
Next
You are not authorized to post a reply.
Author
Messages
Oldest First
Newest First
William
Posts:1
05/21/2009 11:41 AM
can you use the "generate" statement to generate multiple instances of interfaces?
You are not authorized to post a reply.
General Discussion
--Main Discussion Area
--News & Events
SVUG Archive
--Archive
----Queue as Function/Task Argument (ref)
----How to call Verilog tasks (Test bench) inside a Sy
----Modelling memory
----Ports in Interfaces
----FEM-BEM coupling in ANSYS
----Is semaphore put a task?
----checkpoint vs constraint??
----Hierarchical interfaces
----Using SVA inside classes, a possibility?
----Any suggestions for SVA of Finite State Machine
----What is the process for standardizing base classes
----Looking for reviewers for our new book
----AVM or VMM?
----New to SV
----Interface Wires(??)
----SV modport/clocking block: reading output port
----"Scoreboard" - where did this name come from??
----DPI: passing a list between C and system Verilog
--Cliff-Notes
Forums
>
General Discussion
>
Main Discussion Area
> Generating Interfaces
ActiveForums 3.7
Copyright 2008 by SystemVerilog User Group
Contact Us
Privacy Statement