Hi,
I am new to this user group. Good to be part of this group.
I would like to know if any verification component is available in System Verilog similar to AHB eVC in specman.
Thanks in Advance.
Rgds,
Dan