RegisterLogin  
Update Profile
   
You are here: Forum  
Minimize 
SVUG Community Forum
Forums > General Discussion > Main Discussion Area
Subject: Need SV help
Prev Next
You are not authorized to post a reply.

Author Messages
SunnyUser is Offline

Posts:2
10/26/2007 5:47 PM  
Hello Group,

Can anyone tell me if the code below is valid within SV boundaries or not? [ Bold, Red font part ] I Didnt get much from the LRM about this issue.

 typedef reg[mem_width-1:0] mem_add;

 reg[data_width-1:0] mem[mem_add]

Thanks,

Sunny
DaveUser is Offline

Posts:17
11/03/2007 5:19 PM  
Yes, any type is legal as an associative array index as long as the equality operator is defined for that type.
SunnyUser is Offline

Posts:2
11/05/2007 11:58 AM  
Thanks Dave.
You are not authorized to post a reply.
Forums > General Discussion > Main Discussion Area > Need SV help


ActiveForums 3.7
  

 Copyright 2008 by SystemVerilog User Group Contact Us    Privacy Statement